We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent 10103f1 commit da0afc7Copy full SHA for da0afc7
source/hic_hal/nxp/lpc4322/board_LPC43xx.c
@@ -24,8 +24,8 @@
24
25
void sdk_init(void)
26
{
27
- /* Set core clock to 120MHz */
28
- CGU_Init(120000000);
+ /* Set core clock */
+ CGU_Init(OS_CLOCK);
29
/* Set up USB0 clock */
30
/* Disable PLL first */
31
CGU_EnableEntity(CGU_CLKSRC_PLL0, DISABLE);
source/hic_hal/nxp/lpc4322/lpc43xx_cgu.c
@@ -244,7 +244,7 @@ uint32_t CGU_Init(uint32_t wantedFreq)
244
// Setup PLL1 to 204MHz
245
// 0. Select IRC as BASE_M4_CLK source
246
CGU_EntityConnect(CGU_CLKSRC_IRC, CGU_BASE_M4);
247
- SystemCoreClock = 120000000;
+ SystemCoreClock = OS_CLOCK;
248
// 1. Enable the crystal oscillator
249
CGU_SetXTALOSC(12000000);
250
CGU_EnableEntity(CGU_CLKSRC_XTAL_OSC, ENABLE);
0 commit comments