We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent af5bbae commit ab16431Copy full SHA for ab16431
README.md
@@ -1,4 +1,4 @@
1
-vim-verilog-instance
+verilog-instance.vim
2
====================
3
4
Create SystemVerilog port instantiation from port declaration.
0 commit comments